

MICRO PROGRAMMED CONTROL

- Introduction
- Address Sequencing
- Control Memory
- Micro Programs Example

4.1 INTRODUCTION

This is the last unit of the block on CPU organization. We have already discussed in the earlier units about the **instruction sets**, **Register set**, ALU organization and **control unit** organization. In this unit, we will discuss about the **micro-programmed** control unit, which are quite popular in modern computers because of flexibility in designing. We will start the discussion with several definitions about the unit followed by Wilkes **Control unit**. We will also discuss about microinstructions and a simple structure of such a unit.

4.2 CONTROL MEMORY

The function of the control unit in a **digital computer** is to initiate sequences microoperations. The number of different types of microoperations that are available in a given system is finite. The complexity of the **digital system** is derived from the number of sequences of microoperations that are performed. When the control signals are generated by hardware using conventional logic design techniques, the control unit is said to be **hardwired**. Microprogramming is a second alternative for designing the **control unit** of a digital computer. The principle of microprogramming is an elegant and systematic method for controlling the microoperation sequences in a **digital computer**.

The control function that specifies a **microoperation** is a **binary variable**. When it is in one binary state, the corresponding microoperation is executed. A control variable in the opposite binary state does not change the state of the **registers** in the system. The active state of a control variable may be either the 1 state or the 0 state, depending on the application. In a bus-organized system, the control signals that specify microoperations are groups of bits that select the Paths in **multiplexers**, **decoders**, and **arithmetic logic units**.

The control unit initiates a series of sequential steps of microoperations. During any given time, certain microoperations are to be initiated, while others remain idle. The control variables at any given time can be represented by a string of 1s and 0s called a **control word**. As such, control words can be programmed to perform various operations on the components of the system. A control unit whose binary control variables are stored in **memory** is called a microprogrammed control unit. Each word in **control memory** contains within it a microinstruction. The microinstruction

specifies one or more microoperation for the system. A sequence of **microinstructions** constitutes a **microprogram**. Since alterations of the microprogram are not needed once the control unit is in operation, the control memory can be a **read-only memory (ROM)**. The content of the words in ROM are fixed and cannot be altered by simple programming since no writing capability is available. In the ROM, ROM words are made permanent during the hardware production of the unit. The use of a microprogram involves placing all control variables in words of ROM for by the control unit through successive read operations. The content of the word in ROM at a given address specifies a microinstruction.

A more advanced development known as **dynamic microprogramming** permits a microprogram to be loaded initially from an auxiliary memory such as a magnetic disk. Control units that use dynamic microprogramming employ a writable control memory. This type of memory can be used for writing (to change the microprogram) but is used mostly for reading. A memory that is part of a control unit is referred to as a control memory, TV.

A computer that employs a microprogrammed control unit will have two separate memories: a main memory and a **control memory**. The **main memory** is available to the user for storing the programs. The contents of main memory may alter when the data are manipulated and every time that the program is changed. The user's program in main memory consists of machine instructions and data. In contrast, the control memory holds a fixed microprogram that cannot be altered by the occasional user. The microprogram consists of microinstructions that specify various internal control signals for execution of register microoperations. Each **machine instruction** initiates a series of microinstructions in **control memory**. These microinstructions generate the microoperations to fetch the **instruction** from main memory; to evaluate the effective address; to execute the operation specified by the instruction, and to return control to the fetch phase in order to repeat the cycle for the **next instruction**.




Fig. 4.1

The general configuration of a **microprogrammed control unit** is demonstrated in the block diagram of Fig. 1. The control memory is assumed to be a ROM, within which all control information is permanently stored. The **control memory address register** specifies the address of the microinstruction, and the control data register holds the microinstruction read from memory. The microinstruction contains a **control word** that specifies one or more micro-operations for the data processor. Once these operations are executed, the control must determine the next address. The location of the next **microinstruction** may be the one next in sequence, or it may be located somewhere else in the control memory. For this reason it is necessary to use some bits of the present microinstruction to control the generation of the address of the next microinstruction. The next address may also be a function of external input conditions. While the microoperations are being executed, the next address is computed in the next address generator circuit and then transferred into the **control address register** to read the next microinstruction. Thus a microinstruction

contains bits for initiating microoperations in the data processor part and bits that determine the address sequence for the control memory.

The next address generator is sometimes called a **microprogram sequencer**, as it determines the **address sequence** that is read from **control memory**. The address of the next microinstruction can be specified in several ways, depending on the sequencer inputs. Typical functions of a microprogram sequencer are incrementing the **control address register** by one, loading into the control address register an address from control memory, transferring an external address, or loading an initial address to start the control operations.

The control data register holds the present microinstruction while the next address is computed and read from memory. The **data register** is sometimes called a **pipeline register**. It allows the execution of the microoperations specified by the control word simultaneously with the generation of the next microinstruction. This configuration requires a two-phase clock, with one clock applied to the address register and the other to the data register.

The system can operate without the control data register by applying a single-phase clock to the **address register**. The control word and next-address information are taken directly from the control memory. It must be realized that a **ROM** operates as a combinational circuit, with the address value as the input and the corresponding word as the output. The content of the specified word in ROM remains in the output wires as long as its address value remains in the address register. No read signal is needed as in a random-access memory. Each clock pulse will execute the microoperations specified by the control word and also transfer a new address to the control address register. In the example that follows we assume a single-phase clock and therefore we do not use a control data register. In this way the address register is the only component in the control system that receives clock pulses. The other two components: the sequencer and the **control memory** are combinational circuits and do not need a clock.

The main advantage of the microprogrammed control is the fact that once the hardware configuration is established, there should be no need for further hardware or wiring changes. If we want to establish a different control sequence for the system, all we need to do is specify a different set of microinstructions for control memory. The hardware configuration should not be changed for different operations; the only thing that must be changed is the microprogram residing in control memory.

It should be mentioned that most computers based on the **reduced instruction set computer (RISC)** architecture concept use **hardwired control** rather than a control memory with a microprogram.

4.3 ADDRESS SEQUENCING

Microinstructions are stored in **control memory** in groups, with each group 1 specifying a routine. Each computer instruction has its own microprogram 1 routine in control memory to generate the microoperations that execute the instruction. The hardware that controls the address sequencing of the **control memory** must be capable of sequencing the microinstructions within a routine and be able to branch from one routine to another. To appreciate the **address sequencing** in a microprogram control unit, let us enumerate the steps that the control must undergo during the execution of a single computer instruction,

An initial address is loaded into the **control address register** when power is turned on in the computer. This address is usually the address of the first **microinstruction** that activates the instruction **fetch routine**. The fetch routine may be sequenced by incrementing the control address

register through the rest of its microinstructions. At the end of the fetch routine, the instruction is in the instruction register of the computer.

The **control memory** next must go through the routine that determines the effective address of the operand. A machine instruction may have bits that specify various addressing modes, such as indirect address and index registers. The effective address computation routine in control memory can be reached through a branch microinstruction, which is conditioned on the status of the mode bits of the instruction. When the effective address computation routine is completed, the address of the operand is available in the memory address register.

The next step is to generate the **microoperations** that execute the instruction fetched from memory. The microoperation steps to be generated in processor registers depend on the operation code part of the instruction. Each instruction has its own microprogram routine stored in a given location of control memory. The transformation from the instruction code bits to an address in control memory where the routine is located is referred to as a mapping process. A mapping procedure is a rule that transforms the instruction code into a control memory address. Once the required routine is reached, the microinstructions that execute the instruction may be sequenced by incrementing the control address register, but sometimes the sequence of microoperations will depend on values of certain status bits in processor registers. Microprograms that employ subroutines will require an external register for storing the return address. Return addresses cannot be stored in ROM because the unit has no writing capability.

When the execution of the **instruction** is completed, control must return to the fetch routine. This is accomplished by executing an **unconditional branch** microinstruction to the first address of the **fetch routine**. In summary, the address sequencing capabilities required in a **control memory** are:

1. Incrementing of the **control address register**.
2. **Unconditional branch** or conditional branch, depending on status bit conditions.
3. A mapping process from the bits of the instruction to an address for control memory.
4. A facility for **subroutine call** and return.

Figure shows a block diagram of a control memory and the associated hardware needed for selecting the next microinstruction address. The microinstruction in control memory contains a set of bits to initiate microoperations in computer registers and other bits to specify the method by which the next address is obtained. The diagram shows four different paths from which the **control address register (CAR)** receives the address. The incrementer increments the content of the control address register by one, to select the next microinstruction in sequence. Branching is achieved by specifying the branch address in one of the fields of the microinstruction. **Conditional branching** is obtained by using part of the **microinstruction** to select a specific status bit in order to determine its condition. An external address is transferred into control memory via a mapping logic circuit. The return address for a subroutine is stored in a special **register** whose value is then used when the microprogram wishes to return from the **subroutine**.

4.3.1 Conditional Branching

The branch logic of Fig. provides decision-making capabilities in the control unit. The status conditions are special bits in the system that provide parameter information such as the carry-out of an adder, the sign bit of a number, the mode bits of an instruction, and input or output status conditions. Information in these bits can be tested and actions initiated based on their condition:

whether their value is 1 or 0. The status bits, together with the field in the microinstruction that specifies a branch address, control the **conditional branch** decisions generated in the branch logic.

The **branch logic** hardware may be implemented in a variety of ways. The simplest way is to test the specified condition and branch to the indicated address if the condition is met; otherwise, the **address register** is incremented.




Fig. 4.2

Selection of address for control memory.

This can be implemented with a multiplexer. Suppose that there are eight status bit conditions in the system. Three bits in the microinstruction are used to specify any one of eight status bit conditions. These three bits provide the selection variables for the **multiplexer**. If the selected status bit is in the 1 state, the output of the **multiplexer** is 1; otherwise, it is 0. A 1 output in the multiplexer generates a control signal to transfer the branch address from the microinstruction into the control address register. A 0 output in the **multiplexer** causes the address register to be incremented. In this configuration, the Microprogram follows one of two possible paths, depending on the value of selected status bit.

An **unconditional branch** microinstruction can be implemented by loading the branch address from control memory into the control address register. This can be accomplished by fixing the value of one status bit at the input of the multiplexer, so it is always equal to 1. A reference to this

bit by the status bit select lines from **control memory** causes the branch address to be loaded into the control address register unconditionally.

4.3.2 Mapping of Instruction

A special type of branch exists when a microinstruction specifies a branch to the first word in **control memory** where a **microprogram routine** for an **instruction** is located. The status bits for this type of branch are the bits in the operation code part of the instruction. For example, a computer with a simple instruction format as shown in Fig. 4.3 has an operation code of four bits which can specify up to 16 distinct instructions. Assume further that the control memory has 128 words, requiring an address of seven bits. For each operation code there exists a **microprogram routine** in control memory that executes the instruction. One simple **mapping process** that converts the 4-bit operation code to a 7-bit address for **control memory** is shown in Fig. 4.3. This mapping consists of placing a 0 in the most significant bit of the address, transferring the four operation code bits, and clearing the two least significant bits of the **control address register**. This provides for each computer instruction a microprogram routine with a capacity of four microinstructions. If the routine needs more than four microinstructions, it can use addresses 1000000 through 1111111. If it uses fewer than four microinstructions, the unused memory locations would be available for other routines.

One can extend this concept to a more general mapping rule by using a ROM to specify the mapping function. In this configuration, the bits of the instruction specify the address of a mapping ROM. The contents of the mapping ROM give the bits for the **control address register**. In this way the microprogram routine that executes the instruction can be placed in any desired location in control memory. The mapping concept provides flexibility for adding instructions for control memory as the need arises.




Fig. 4.3

The mapping function is sometimes implemented by means of an integrated circuit called **programmable logic device or PLD**. A PLD is similar to ROM in concept except that it uses AND and OR gates with internal electronic fuses. The interconnection between inputs, **AND gates**, and output can be programmed as in **ROM**. A mapping function that can be expressed in terms of Boolean expressions can be implemented conveniently with a PLD.

4.3.3 Subroutines

Subroutines are programs that are used by other routines to accomplish particular task. A subroutine can be called from any point within the main body of the **microprogram**. Frequently, many microprograms contain identical sections of code. **Microinstructions** can be saved by employing subroutines that use common sections of microcode. For example, the sequence of microoperations needed to generate the effective address of the operand for an instruction is

common to all memory reference instructions. This sequence could be a subroutine that is called from within many other routines to execute the effective address computation.


Microprograms that use **subroutines** must have a provision for storing the return address during a subroutine call and restoring the address during a subroutine return. This may be accomplished by placing the incremented output from the **control address register** into a subroutine register and branching to the beginning of the subroutine. The **subroutine register** can then become the source for transferring the address for the return to the main routine. The best way to structure a register file that stores addresses for subroutines is to organize the registers in a **last-in, first-out (LIFO) stack**.

4.4 MICROPROGRAM EXAMPLE

Once the configuration of a computer and its **microprogrammed control unit** is established, the designer's task is to generate the microcode for the control memory. This code generation is called **microprogramming** and is a **process** similar to conventional machine language programming. To appreciate a process, we present here a simple digital computer and show how it is microprogrammed. The computer used here is similar but not identical to 1 basic computer.

4.4.1 Computer Configuration

The block diagram of the computer is shown in Fig. 4.4. It consists of memory units: a main memory



Computer hardware configuration.
Fig. 4.4

for storing instructions and data, and a control memory for storing the microprogram. Four registers are associated with the processor unit and two with the control unit. The processor register are **Program Counter PC**, **Address Register AR**, **Data Register DR**, and **Accumulator Register AC**. The function of these registers is similar to the basic computer introduced in Chap. 5. The control unit has a **Control Address Register CAR** and a subroutine register **SBR**. The control memory and its registers are organized as a microprogrammed control unit, as shown.


The transfer of information among the registers in the processor is done through multiplexers rather than a common bus. DR can receive information from AC, PC, or memory. AR can receive information from PC or DR. PC can receive information only from AR. The arithmetic, logic, and shift unit performs microoperations with data from AC and DR and places the result in AC. Note that memory receives its address from AR. Input data written to memory come from DR, and data read from memory can go only to DR.

The computer instruction format is shown in the Fig. 4.5. It consists of three fields: a 1-bit field for indirect addressing symbolized by I, a 4-bit operation code (opcode), and an 11-bit address field. Figure lists four of the 16 possible **memory-reference instructions**. The ADD instruction adds the content of the operand found in the effective address to the content of AC. The **BRANCH instruction** causes a branch to the effective address if the operand in AC is negative. The program proceeds with the next consecutive instruction if AQ is negative. The AC is negative if its sign bit (the bit in the leftmost position of the register) is a 1. The STORE instruction transfers the content of AC into the memory word specified by the effective address. The **EXCHANGE instruction** swaps the data between AC and the memory word specified by the **effective address**.


It will be shown subsequently that each computer **instruction** must be microprogrammed. In order not to complicate the microprogramming example, only four instructions are considered here. It should be realized that 12 other instructions can be included and each **instruction** must be microprogrammed by the procedure outlined below.

4.4.2 Microinstruction Format

The **microinstruction format** for the **control memory** is shown in Fig. 4.6. The 20 bits of the microinstruction are divided into four functional parts. The three fields FI, F2, and F3 specify microoperations for the computers.



(b) Four computer instructions



Microinstruction code format (20 bits).

Fig. 4.5

The CD field selects status bit conditions. The BR field specifies the type of branch to be used. The AD field contains a branch address. The address field is seven bits wide, since the control memory has $128 = 2^7$ words.

The **microoperations** are subdivided into three fields of three bits each. The three bits in each field are encoded to specify seven distinct microoperations as listed in Table 4.1. This gives a total of 21 microoperations. No more than three microoperations can be chosen for a microinstruction, one from each field. If fewer than three microoperations are used, one or more of the fields will use the binary code 000 for no operation. As an illustration, a microinstruction can specify two simultaneous microoperations from F2 and F3 and none from F1.

$DR \leftarrow M[AR]$ with $F2 = 100$

and $PC \leftarrow PC + 1$ with $F3 = 101$

The nine bits of the microoperation fields will then be 000 100 101. It is important to realize that two or more conflicting microoperations cannot be specified simultaneously. For example, a microoperation field 010 001 000 has no meaning because it specifies the operations to clear AC to 0 and subtract DR from AC at the same time.

Each microoperation in Table 4.1 is defined with a **register transfer** statement and is assigned a symbol for use in a symbolic microprogram. All transfer-type microoperations symbols use five letters. The first two letters designate the source register, the third letter is always a T, and the last two letters designate the destination register. For example, the **microoperation** that specifies the transfer AC DR (F1 = 100) has the symbol DRTAC, which stands for a transfer from DR to AC.

The **CD (condition)** field consists of two bits which are encoded to specify four status bit conditions as listed in Table 7-1. The first condition is always a 1, so that a reference to CD = 00 (or the symbol U) will always find the condition to be true. When this condition is used in conjunction with the BR (branch) field, it provides an **unconditional branch** operation. The indirect bit I is available from bit 15 of DR after an **instruction** is read from memory. The sign bit of AC provides the next status bit. The zero value, symbolized by Z, is a **binary variable** whose value is equal to 1 if all the bits in AC are equal to zero. We will use the symbols U, I, S, and Z for the four status bits when we write microprograms in symbolic form.

The BR (branch) field consists of two bits. It is used, in conjunction with the address field AD, to choose the address of the next microinstruction. As shown in Table 4.1, when BR = 00, the control performs a **jump (JMP)** operation (which is similar to a branch), and when BR = 01, it performs a call to subroutine (**CALL**) operation. The two operations are identical except that a call microinstruction stores the return address in the **subroutine register SBR**. The jump and call

operations depend on the value of the CD field. If the status bit condition specified in the CD field is equal to 1, the next address in the AD field is transferred to the **control address register CAR**. Otherwise, CAR is incremented by 1.

F1		Microoperation	Symbol	
000	None	NOP		
001	$AC \leftarrow AC + DR$	ADD		
010	$AC \leftarrow 0$	CLRAC		
011	$AC \leftarrow AC + 1$	INCAC		
100	$AC \leftarrow DR$	DRTAC		
101	$AR \leftarrow DR(0-10)$	DRTAR		
110	$AR \leftarrow PC$	PCTAR		
111	$M[AR] \leftarrow DR$	WRITE		
F2		Microoperation	Symbol	
000	None	NOP		
001	$AC \leftarrow AC - DR$	SUB		
010	$AC \leftarrow AC \vee DR$	OR		
011	$AC \leftarrow AC \wedge DR$	AND		
100	$DR \leftarrow M[AR]$	READ		
101	$DR \leftarrow AC$	ACTDR		
110	$DR \leftarrow DR + 1$	INCDR		
111	$DR(0-10) \leftarrow PC$	PCTDR		
F2		Microoperation	Symbol	
000	None	NOP		
001	$AC \leftarrow AC \oplus DR$	XOR		
010	$AC \leftarrow \overline{AC}$	COM		
011	$AC \leftarrow shl AC$	SHL		
100	$PC \leftarrow shr AC$	SHR		
101	$PC \leftarrow PC + 1$	INCPC		
110	$PC \leftarrow AR$	ARTPC		
111	Reserved			
CD		Condition	Symbol	Comments
00	Always = 1	U		Unconditional branch
01	DR (15)	I		Indirect address bit
10	AC (15)	S		Sign bit of AC
11	AC = 0	Z		Zero value in AC

BR	Symbol	Function
00	JMP	$CAR \leftarrow AD$ if condition = 1 $CAR \leftarrow CAR + 1$ if condition = 0
01	CALL	$CAR \leftarrow AD$ $SBR \leftarrow CAR + 1$ if condition = 1 $CAR \leftarrow CAR + 1$ if condition = 0
10	RET	$CAR \leftarrow SBR$ (Return from subroutine)
11	MAP	$CAR(2-5) \leftarrow DR(11-14), CAR(0,1,6) \leftarrow 0$

Table 4.1

The return from **subroutine** is accomplished with a BR field equal to 10. This causes the transfer of the return address from **SBR** to **CAR**. The mapping from the operation code bits of the instruction to an address for CAR is accomplished when the BR field is equal to 11. This mapping is as depicted in Fig. The bits of the operation code are in DR(11-14) after an instruction is read from memory. Note that the last two conditions in the BR field are independent of the values in the CD and AD fields.

4.4.3 Symbolic Microinstructions

The symbols defined in below Table can be used to specify microinstructions in symbolic form. A symbolic microprogram can be translated into its binary equivalent by means of an assembler. A microprogram **assembler** is similar in concept to a conventional computer assembler as defined in Sec. 6-3. The simplest and most straightforward way to formulate an **assembly language** for a microprogram is to define symbols for each field of the microinstruction and to give users the capability for defining their own symbolic addresses.

Each line of the assembly language microprogram defines a symbolic microinstruction. Each symbolic microinstruction is divided into five fields: label, microoperations, CD, BR, and AD. The fields specify the following information.

1. The label field may be empty or it may specify a symbolic address. A label is terminated with a colon (:).
2. The microoperations field consists of one, two, or three symbols, separated by commas, from those defined in Table. There may be no more than one symbol from each F field. The NOP symbol is used when the **microinstruction** has no microoperations. This will be translated by the assembler to nine zeros.
3. The CD field has one of the letters U, I, S, or Z.
4. The BR field contains one of the four symbols defined in Table.
5. The AD field specifies a value for the address field of the **microinstruction** in one of three possible ways:

- (a) With a **symbolic address**, which must also appear as a label.
 - (b) With the symbol NEXT to designate the next address in sequence.
 - (c) When the BR field contains a **RET** or **MAP** symbol, the AD field is left empty and is converted to seven zeros by the assembler.
- We will use also the pseudoinstruction ORG to define the origin address, of a microprogram

routine. Thus the symbol **ORG 64** inform the assembler to place the next microinstruction in control memory at decimal address 64, which is equivalent to the binary address 1000000.

4.4.4 The Fetch Routine

The **control memory** has 128 words, and each word contains 20 bits. In microprogram the control memory, it is necessary to determine the bit values of each of the 128 words. The first 64 words (addresses 0 to 63) are to be occupied by the routines for the 16 instructions. The last 64 words may be used for any other purpose. A convenient starting location for the fetch routine is address 64. The microinstructions needed for the **fetch routine** are

AR ← PC
DR ← M[AR], PC ← PC + 1
AR ← DR(0-10), CAR(2-5) ← DR(11-14), GAR(0,1,6) ← 0

The address of the instruction is transferred from PC to AR and the instruction is then read from memory into **DR**. Since no instruction register is available, the instruction code remains in DR. The address part is transferred to AR and then control is transferred to one of **16 routines** by mapping the operation code part of the instruction from DR into CAR.

The fetch routine needs three microinstructions, which are control memory at addresses 64, 65, and 66. Using the assembly language conventions defined previously, we can write the symbolic microprogram" the fetch routine as follows:

ORG 64
FETCH: PCTAR U JMP NEXT
READ, INCPC U JMP NEXT
DRTAR U MAP

The translation of the symbolic microprogram to binary. Following binary microprogram. The bit values are obtained from the three microinstructions.

Binary Address	F1	F2	F3	CD	BR	AD
1000000	110	000	000	00	00	1000001
1000001	000	100	101	00	00	1000010
1000010	101	000	000	00	11	0000000

Table 4.2

The three microinstructions that constitute the fetch routine have been listed in three different representations. The register transfer representation shows the internal register transfer operations that each microinstruction implements. The symbolic representation is useful for writing microprograms in an **assembly language format**. The binary representation is the actual internal content that must be stored in control memory. It is customary to write microprograms in symbolic form and then use an assembler program to obtain a translation to binary.

4.4.5 Symbolic Microprogram

The execution of the third (MAP) microinstruction in the **fetch routine** results in a branch to address 0xxxx00, where xxxx are the four bits of the operation code. For example, if the instruction is an ADD instruction whose operation code is 0000, the MAP microinstruction will transfer to CAR

the address 0000000, which is the start address for the **ADD routine in control memory**. The first address for the BRANCH and STORE routines are 0 0001 00 (decimal 4) and 0 0010 00 (decimal 8), respectively. The first address for the other 13 routines are at address values 12, 16, 20, ..., 60. This gives four words in control memory for each routine.

In each routine we must provide microinstructions for evaluating the effective address and for executing the instruction. The indirect address mode is associated with all memory-reference instructions. A saving in the number of **control memory words** may be achieved if the microinstructions for the indirect address are stored as a subroutine. This subroutine, symbolized by INDRCT, is located right after the fetch routine, as shown in Table 4-3. The table also shows the symbolic microprogram for the fetch routine and the microinstruction routines that execute four computer instructions.

To see how the transfer and return from the **indirect subroutine** occurs, assume that the MAP microinstruction at the end of the fetch routine caused a branch to address 0, where the ADD routine is stored. The first microinstruction in the ADD routine calls subroutine INDRCT, conditioned on status bit 1. If J = 1, a branch to INDRCT occurs and the return address (address 1 in this case) is stored in the subroutine register SBR. The INDRCT subroutine has two **microinstructions**.

INDRCT: READ U JMP NEXT
DRTAR U RET

Symbolic Microprogram (Partial)

Label	Microoperations	CD	BR	AD
ADD :	ORG 0			
	NOP	1	CALL	INDRCT
	READ	U	JMP	NEXT
BRANCH :	ADD	U	JMP	FETCH
	ORG 4			
	NOP	S	JMP	OVER
OVER :	NOP	U	JMP	FETCH
	NOP	1	CALL	INDRCT
	ARTPC	U	JMP	FETCH
STORE :	ORG 8			
	NOP	1	CALL	INDRCT
	ACTDR	U	JMP	NEXT
EXCHANGE :	WRITE	U	JMP	FETCH
	ORG 12			
	NOP	1	CALL	INDRCT
	READ	U	JMP	NEXT
	ACTDR, DRTAC	U	JMP	NEXT
	WRITE	U	JMP	FETCH

FETCH :	ORG 64		JMP	NEXT
	PCTAR	U	JMP	NEXT
	READ, INCR	U	MAP	
	DRTAR	U	JMP	NEXT
INDRCT :	READ	U	RET	
	DRTAR	U		

Table 4.3

Remember that an indirect address considers the address part of the instruction as the address where the effective address is stored rather than the address of the operand. Therefore, the memory has to be accessed to get the effective address, which is then transferred to AR. The **Return** from **Subroutine (RET)** transfers the address from SBR to CAR, thus returning to the second microinstruction of the ADD routine.

The execution of the ADD instruction is carried out by the microinstructions at address 1 and 2. The first **microinstruction** reads the operand from memory into DR. The second microinstruction performs an add **microoperation** with the content of DR and AC and then jumps back to the beginning of the **fetch routine**.

The **BRANCH** instruction should cause a branch to the effective address if $AC < 0$. The AC will be less than zero if its sign is negative, which is detected from status bit S being a 1. The **BRANCH** routine in Table 4.3 starts by checking the value of S. If S is equal to 0, no branch occurs and the next microinstruction causes a jump back to the fetch routine without altering the content of PC. If S is equal to 1, the first **JMP** microinstruction transfers control to location OVER. The microinstruction at this location calls the **INDRCT** subroutine if $/ = 1$. The effective address is then transferred from AR to PC and the microprogram jumps back to the fetch routine.

The **STORE routine** again uses the **INDRCT subroutine** if $/ = 1$. The content of AC is transferred into DR. A memory write operation is initiated to store the content of DR in a location specified by the effective address in AR.

The **EXCHANGE** routine reads the operand from the effective address and places it in DR. The contents of DR and AC are interchanged in the third microinstruction. This interchange is possible when the registers are of the **edge-triggered** type. The original content of AC that is now in DR is stored back in memory.

Note that Table 4.3 contains a partial list of the microprogram. Only four out of 16 possible computer instructions have been microprogrammed. Also, **control memory words** at locations 69 to 127 have not been used. **Instructions** such as multiply, divide, and others that require a long sequence of micro-operations will need more than four microinstructions for their execution. Control memory words 69 to 127 can be used for this purpose.

4.4.6 Basic Microprogram

The symbolic microprogram is a convenient form for writing microprograms in a way that people can read and understand. But this is not the way that the microprogram is stored in **memory**. The symbolic microprogram must be translated to binary either by means of an assembler program or by the user if the microprogram is simple enough as in this example.

The equivalent binary form of the microprogram is listed in Table. The addresses for **control memory** are given in both decimal and binary. The binary content of each microinstruction is derived from the symbols and their equivalent binary values as defined in Table.

Note that address 3 has no equivalent in the symbolic microprogram since the **ADD routine** has only three microinstructions at addresses 0, 1, and 2. The next routine starts at address 4. Even though address 3 is not used, some binary value must be specified for each word in control memory. We could have specified all 0's in the word since this location will never be used. However, if some unforeseen error occurs, or if a noise signal sets CAR to the value of 3, it will be wise to jump to address 64, which is the beginning of the fetch routine.

Table 4.4 Binary Microprogram for Control Memory (Partial)

Micro Routine	Address		Binary Microinstruction					
	Decimal	Binary	F1	F2	F3	CD	BR	AD
ADD	0	00000000	000	000	000	01	01	1000011
	1	00000001	000	100	000	00	00	0000010
	2	00000010	001	000	000	00	00	1000000
	3	00000011	000	000	000	00	00	1000000
	4	00000100	000	000	000	01	00	0000110
BRANCH	5	00000101	000	000	000	00	00	1000000
	6	00000110	000	000	000	01	01	1000011
	7	00000111	000	000	110	00	00	1000000
	8	00010000	000	000	000	01	01	1000011
	9	00010001	000	101	000	00	00	0001010
EXCHANGE	10	00010010	111	000	000	00	00	1000000
	11	00010011	000	000	000	00	00	1000000
	12	00010100	000	000	000	01	01	1000011
	13	00010101	001	000	000	00	00	0001110
	14	00011100	100	101	000	00	00	0001111
FETCH	15	00011111	111	000	000	00	00	1000000
	64	10000000	110	000	000	00	00	1000001
	65	10000001	000	100	101	00	00	1000010
	66	10000010	101	000	000	00	11	0000000
	67	10000011	000	100	000	00	00	1000100
INDRCT	68	10001000	101	000	000	00	10	0000000

Table 4.4

The binary microprogram listed in Table specifies the word content of the control memory. When a ROM is used for the control memory, the microprogram binary list provides the **truth table** for fabricating the unit. This fabrication is a hardware process and consists of creating a mask for the

ROM so as to produce the 1s and 0s for each word. The bits of ROM are fixed once the internal links are fused during the hardware production. The ROM is made of IC packages that can be removed if necessary and replaced by other packages. To modify the instruction set of the computer, it is necessary to generate a new **microprogram** and mask a new **ROM**. The old one can be removed and the new one inserted in its place.

If a **writable control memory** is employed, the ROM is replaced by a RAM. The advantage of employing a RAM for the control memory is that the microprogram can be altered simply by writing a new pattern of 1s and 0s without resorting to hardware procedures. A writable control memory possesses the flexibility of choosing the instruction set of a computer dynamically by changing the microprogram under processor control. However, most microprogrammed systems use a ROM for the control memory because it is cheaper and faster than a RAM and also to prevent the occasional user from changing the architecture of the system.

4.4.7 Design of Control Unit

The bits of the **microinstruction** are usually divided into fields, with each field defining a distinct, separate function. The various fields encountered in instruction formats provide control bits to initiate microoperations in the system, special bits to specify the way that the next address is to be evaluated, and an address field for **branching**. The number of control bits that initiate microoperations can be reduced by grouping mutually exclusive variables into fields and encoding the k bits in each field to provide 2^k microoperations. Each field requires a decoder to produce the corresponding control signals. This method reduces the size of the microinstruction bits but requires additional hardware external to the **control memory**. It also increases the delay time of the control signals because they must propagate through the decoding circuits.

The encoding of control bits was demonstrated in the programming example of the preceding section. The nine bits of the microoperation field are divided into three subfields of three bits each. The **control memory** output of each subfield must be decoded to provide the distinct microoperations. The outputs of the decoders are connected to the appropriate inputs in the **processor unit**.

Figure shows the three **decoders** and some of the connections that must be made from their outputs. Each of the three fields of the microinstruction presently available in the output of control memory are decoded with a **3x8 decoder** to provide eight outputs. Each of these outputs must be connected to the proper circuit to initiate the corresponding **microoperation** as specified in Table 7-1. For example, when $F1 = 101$ (binary 5), the next clock pulse transition transfers the content of $DR(0-10)$ to AR (symbolized by $DRTAR$ in Table 7-1). Similarly, when $F1 = 110$ (binary 6) there is a transfer from PC to AR (symbolized by $PCTAR$). As shown in Fig., outputs 5 and 6 of decoder $F1$ are connected to the load input of AR so that when either one of these outputs is active, information from the **multiplexers** is transferred to AR . The multiplexers select the information from DR when output 5 is active and from PC when output 6 is active. The transfer into AR occurs with a clock pulse transition only when output 5 or output 6 of the decoder are active. The other outputs of the decoders that initiate transfers between registers must be connected in a similar fashion.

The **arithmetic logic shift unit** can be designed. Instead of using gates to generate the control signals marked by the symbols **AND**, **ADD**, and **DR** in Fig., these inputs will now come from the outputs of the decoders associated with the symbols **AND**, **ADD**, and **DRTAC**, respectively, as shown in Fig. The other outputs of the decoders that are associated with an **AC** operation must also be connected to the arithmetic logic shift unit in a similar fashion.




Fig. 4.6

4.4.8 Microprogram Sequencer

The basic components of a **microprogrammed control unit** are the **I memory** and the circuits that select the next address. The address selection part is called a **microprogram sequencer**. A microprogram sequencer can be structured with digital functions to suit a particular application. However just as there are large ROM units available in integrated circuit packages, so are general-purpose sequencers suited for the construction of microprogram control units. To guarantee a wide range of acceptability, an integrated sequencer must provide an internal organization that can be adapted to a range of applications.


The purpose of a microprogram sequencer is to present an address to the control memory so that a microinstruction may be read and executed. The next-address logic of the sequencer determines the specific address source to be loaded into the **control address register**. The choice of the address source is guided by the next-address information bits that the sequencer receives from the present **microinstruction**. Commercial sequencers include within the unit an internal register stack used for temporary storage of addresses during microprogram looping and **subroutine calls**. Some sequencers provide an output **register** which can function as the **address register** for the **control memory**.

To illustrate the internal structure of a typical microprogram sequencer we will show a particular unit that is suitable for use in the microprogram computer example developed in the preceding section. The block diagram of the microprogram sequencer is shown in Fig. 4.7. The control memory

is included in the diagram to show the interaction between the sequencer and the memory attached to it. There are two multiplexers in the circuit. The first **multiplexer** selects an address from one of four sources and routes it into a **control address register CAR**. The second multiplexer tests the value of a selected status bit and the result of the test is applied to an input logic circuit. The output from CAR provides the address for the control memory. The content of CAR is incremented and applied to one of the multiplexer inputs and to the **subroutine register SBR**. The other three inputs to **multiplexer** number 1 come from the address field of the present microinstruction, from the output of SBR, and from an external source that maps the instruction. Although the diagram shows a single subroutine register, a typical sequencer will have a register stack about four to eight levels deep. In this way, a number of subroutines can be active at the same time. A **push** and **pop** operation, in conjunction with a **stack pointer**, stores and retrieves the return address during the call and return microinstructions.

The CD (condition) field of the microinstruction selects one of the status bits in the second multiplexer. If the bit selected is equal to 1, the T (test) variable is equal to 1; otherwise, it is equal to 0. The T values together with the two bits from the **BR (branch)** field go to an input logic circuit. The input logic in a particular sequencer will determine the type of operations that are available in the unit. Typical sequencer operations are: increment, branch or jump, call and return from subroutine, load an external address, push or pop the stack, and other address sequencing operations. With three inputs, the sequencer can provide up to eight address sequencing operations. Some commercial sequencers have three or four inputs in addition to the T input and thus provide a wider range of operations.

The input logic circuit in Fig. 4.7 has three inputs, I_0 , I_1 , and T , and three outputs, S_0 , S_1 , and L . Variables S_0 and S_1 select one of the source addresses for CAR. Variable L enables the load input in



Microprogram sequencer for a control memory.
Fig. 4.7

SBR. The binary values of the two selection variables determine the path in the multiplexer. For example, with $S_1 S_0 = 10$, **multiplexer** input number 2 is selected and establishes a transfer path from SBR to CAR. Note that each of the four inputs as well as the output of MUX 1 contains a 7-bit address.

The truth table for the input logic circuit is shown in Table. Inputs I_1 and I_0 are identical to the bit values in the BR field. The function listed in each entry was defined in Table 4.5. The bit value for S_1 and S_0 are determined from the stated function and the path in the **multiplexer** that establishes the required transfer. The **subroutine register** is loaded with the incremented value of CAR during a call microinstruction ($BR=01$) provided that the status bit condition is satisfied ($T=1$). The truth table can be used to obtain the simplified **Boolean functions** for the **logic circuit**:

$$S_1 = I_1$$

$$S_0 = I_1 I_0 + I_1 T$$

$$L = I_1' I_0' T$$

Input Logic Truth Table for Microprogram Sequencer				
BR Field	Input I_1 , I_0	T	MUX 1 S_1 , S_0	Load SBR L
0 0	0 0	0	0 0	0
0 0	0 0	1	0 1	0
0 0	0 1	0	0 0	0
0 0	0 1	1	0 1	1
1 0	1 0	x	1 0	0
1 1	0 0	x	1 1	0

Table 4.5

The circuit can be constructed with three **AND gates**, an **OR gate**, and an inverter.

Note that the incrementer circuit in the sequencer of Fig. is not a counter constructed with flip-flops but rather a **combinational circuit** constructed with **gates**. A combinational circuit incrementer can be designed by cascading a series of **half-adder circuits**. The output carry from one stage must be applied to the input of the next stage. One input in the first least significant stage must be equal or 1 to provide the increment-by-one operation.

EXERCISE

1. What is the difference between microprogram and microprocessor?
2. Define the following :
 - (a) Microoperation
 - (b) Microinstruction
 - (c) Microprogram
 - (d) Microcode
3. Explain the difference between hardwired control and microprogrammed control.
4. Explain the concept of Control Memory.
5. Is it possible to design a microprocessor without a microprogram? Justify.
6. Is it possible to have a hardwired control associated with a control memory?
7. Explain the different format for addressing sequencing.